December 1994 Order Number: 271327-001
SPECIAL ENVIRONMENT 80960CA-25, -16
32-BIT HIGH-PERFORMANCE EMBEDDED PROCESSOR
#
Two Instructions/Clock Sustained Execution
#
Four 59 Mbytes/s DMA Channels with Data Chaining
#
Demultiplexed 32-bit Burst Bus with Pipelining
Y
32-bit Parallel Architecture
Ð Two Instructions/clock Execution
Ð Load/Store Architecture
Ð Sixteen 32-bit Global Registers
Ð Sixteen 32-bit Local Registers
Ð Manipulates 64-bit Bit Fields
Ð 11 Addressing Modes
Ð Full Parallel Fault Model
Ð Supervisor Protection Model
Y
Fast Procedure Call/Return Model
Ð Full Procedure Call in 4 Clocks
Y
On-Chip Register Cache
Ð Caches Registers on Call/Ret
Ð Minimum of 6 Frames Provided
Ð Up to 15 Programmable Frames
Y
On-Chip instruction Cache
Ð 1 Kbyte Two-Way Set Associative
Ð 128-bit Path to instruction Sequencer
Ð Cache-Lock Modes
Ð Cache-Off Mode
Y
High Bandwidth On-Chip Data RAM
Ð 1 Kbyte On-Chip Data RAM
Ð Sustains 128 bits per Clock Access
Y
Four On-Chip DMA Channels
Ð 59 Mbytes/s Fly-by Transfers
Ð 32 Mbytes/s Two-Cycle Transfers
Ð Data Chaining
Ð Data Packing/Unpacking
Ð Programmable Priority Method
Y
32-Bit Demultiplexed Burst Bus
Ð 128-bit internal Data Paths to
and
from Registers
Ð Burst Bus for DRAM Interfacing
Ð Address Pipelining Option
Ð Fully Programmable Wait States
Ð Supports 8-, 16- or 32-bit Bus Widths
Ð Supports Unaligned Accesses
Ð Supervisor Protection Pin
Y
Selectable Big or Little Endian Byte
Ordering
Y
High-Speed Interrupt Controller
Ð Up to 248 External interrupts
Ð 32 Fully Programmable Priorities
Ð Multi-mode 8-bit Interrupt Port
Ð Four internal DMA Interrupts
Ð Separate, Non-maskable interrupt Pin
Ð Context Switch in 750 ns Typical
Y
Product Grades Available
Ð SE3:
b
40
§
Cto
a
110
§
C
