• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 5962-8853801GA2 PDF文件及第1页内容在线浏览

5962-8853801GA2

5962-8853801GA2首页预览图
型号: 5962-8853801GA2
PDF文件:
  • 5962-8853801GA2 PDF文件
  • 5962-8853801GA2 PDF在线浏览
功能描述: Dual Precision JFET-Input Operational Amplifier
PDF文件大小: 145.56 Kbytes
PDF页数: 共8页
制造商: AD[Analog Devices]
制造商LOGO: AD[Analog Devices] LOGO
制造商网址: http://www.analog.com
捡单宝5962-8853801GA2
PDF页面索引
120%
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
a
OP215
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2002
Dual Precision JFET-Input
Operational Amplifier
FEATURES
High Slew Rate: 10 V/s Min
Fast Settling Time: 0.9 s to 0.1% Type
Low Input Offset Voltage Drift: 10 V/C Max
Wide Bandwidth: 3.5 MHz Min
Temperature-Compensated Input Bias Currents
Guaranteed Input Bias Current: 18 nA Max (125C)
Bias Current Specified Warmed Up over Temperature
Low Input Noise Current: 0.01 pA/
÷
Hz Type
High Common-Mode Rejection Ratio 86 dB Min
Pin Compatible with Standard Dual Pinouts
Models with MIL-STD-883 Class B Processing Available
GENERAL DESCRIPTION
The OP215 offers the proven JFET-input performance advantages
of high speed and low input bias current with the tracking and
convenience advantages of a dual op amp configuration.
Low input offset voltages, low input currents, and low drift are
featured in these high-speed amplifiers.
On-chip zener-zap trimming is used to achieve low V
OS,
while a
bias-current compensation scheme gives a low input bias current
V+
NOMINV
INPUT+
V–
J3
J1
Q5
R1
J2
C1
7.4
pF
J4
Q12
–INV
INPUT
Q8
R3
Q6
J5
J11
Q7
NULL
R8
J8 J7
R7
NULL
Q1
Q3
R9
Q11
R4
R5
3.6
k
Q16
Q13
Q15
R6
3.6k
Q14
Q4
Q2
R2
C2
7.4pF
Q10
Q9
J6
Q19
Q17
Q18
Q21
J9
Q20
J10
Q23
R13
Q24
Q22
OUTPUT
R10
Q25
R11
R12
NOTE
R7, R8 ARE ELECTRONICALLY ADJUSTED
ON-CHIP FOR MINIMUM OFFSET VOLTAGE
Figure 1. Simplified Schematic (1/2 OP215)
at elevated temperature. Thus, the OP215 features an input bias
current of 1.4 nA at 70C ambient (not junction) temperature
which greatly extends the application usefulness of this device.
Applications include high-speed amplifiers for current output
DACs, active filters, sample-and-hold buffers, and photocell
amplifiers. For additional precision JFET op amps, see the
OP249 and AD712 data sheets.
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价