• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 552GC622M080BGR PDF文件及第1页内容在线浏览

552GC622M080BGR

552GC622M080BGR首页预览图
型号: 552GC622M080BGR
PDF文件:
  • 552GC622M080BGR PDF文件
  • 552GC622M080BGR PDF在线浏览
功能描述: DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
PDF文件大小: 186.53 Kbytes
PDF页数: 共8页
制造商: SILABS[Silicon Laboratories]
制造商LOGO: SILABS[Silicon Laboratories] LOGO
制造商网址: http://www.silabs.com
捡单宝552GC622M080BGR
PDF页面索引
120%
Preliminary Rev. 0.2 8/05 Copyright © 2005 by Silicon Laboratories Si552
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ )
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to be optimized for superior
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments often found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage and output
format. Specific configurations are factory programmed into the Si552 at
time of shipment, thereby eliminating the long lead times associated with
custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 to 945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
Industry-standard 7x5 mm package
Available CMOS, LVPECL, LVDS &
CML outputs
3x better frequency stability than
SAW-based oscillators
3rd generation DSPLL
®
with
superior jitter performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Lead-free/RoHS-compliant
SONET / SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Test and Measurement
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL™
Clock Synthesis
V
DD
CLK+
CLK-
V
C
GND
FS
ADC
Ordering Information:
See page 7.
Si5602
PRELIMINARY DATA SHEET
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价