• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 54VCXHR162245 PDF文件及第1页内容在线浏览

54VCXHR162245

54VCXHR162245首页预览图
型号: 54VCXHR162245
PDF文件:
  • 54VCXHR162245 PDF文件
  • 54VCXHR162245 PDF在线浏览
功能描述: Rad hard low voltage CMOS 16-bit bus buffer transceiver (3-state) with 3.6 V tolerant inputs and outputs
PDF文件大小: 479.26 Kbytes
PDF页数: 共18页
制造商: STMICROELECTRONICS[STMicroelectronics]
制造商LOGO: STMICROELECTRONICS[STMicroelectronics] LOGO
制造商网址: http://www.st.com
捡单宝54VCXHR162245
PDF页面索引
120%
August 2011 Doc ID 10651 Rev 8 1/18
18
54VCXHR162245
Rad hard low voltage CMOS 16-bit bus buffer transceiver
(3-state) with 3.6 V tolerant inputs and outputs
Features
1.65 to 3.6 V inputs and outputs
High speed in both A, B outputs:
–t
PD
= 3.4 ns at V
CC
= 3.0 to 3.6 V
–t
PD
= 4.3 ns at V
CC
= 2.3 to 2.7 V
Symmetrical impedance outputs:
–|I
OH
| = I
OL
= 12 mA (Min.) at V
CC
= 3.0 V
–|I
OH
| = I
OL
= 8 mA (Min.) at V
CC
= 2.3 V
Power down protection on inputs and outputs
26 Ω serie resistors in bith A and B port outputs
Operating voltage range:
–V
CC
(Opr) = 1.65 V to 3.6 V
Pin and function compatible with 54 series
HR162245
Bus hold provided on both sides
Cold spare function
Latch-up performance exceeds
300 mA (JESD 17)
ESD performance:
HBM > 2000 V
(MIL STD 883 method 3015); MM > 200 V
300 krad Mil1019.6 condition A, (RHA QML
qualification extension undergone)
No SEL, no SEU and no SET under 110
Mev/cm2/mg LET heavy ions irradiation
QML qualified product
Device fully compliant with
DSCC SMD 5962-05213
100 mV typical input hysteresis
Description
The 54VCXHR162245 is a low voltage CMOS 16
bit bus transceiver (3-state) fabricated with sub-
micron silicon gate and five-layer metal wiring
C²MOS technology. It is ideal for low power and
very high speed 1.65 to 3.6 V applications; it can
be interfaced to 3.6 V signal environment for both
inputs and outputs. This IC is intended for two-
way asynchronous communication between data
buses; the direction of data transmission is
determined by DIR input. The two enable inputs
nG
can be used to disable the device so that the
buses are effectively isolated. The device circuits
is including 26 Ω series resistance in the A and B
port outputs. These resistors permit to reduce line
noise in high speed applications. Bus hold on
data inputs is provided in order to eliminate the
need for external pull-up or pull-down resistor. All
inputs and outputs are equipped with protection
circuits against static discharge, giving them 2 kV
ESD immunity and transient excess voltage. All
floating bus terminals during high Z State must be
held HIGH or LOW.
Flat-48
The upper metallic lid is not electrically connected to any
pins, nor to the IC die inside the package.
www.st.com
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价