• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 305433 PDF文件及第1页内容在线浏览

305433

305433首页预览图
型号: 305433
PDF文件:
  • 305433 PDF文件
  • 305433 PDF在线浏览
功能描述: I/O Processor
PDF文件大小: 1239.11 Kbytes
PDF页数: 共75页
制造商: INTEL[Intel Corporation]
制造商LOGO: INTEL[Intel Corporation] LOGO
制造商网址: http://www.intel.com
捡单宝305433
PDF页面索引
120%
Order Number: 305433, Revision: 003US
July 200 5
Intel
®
80333 I/O Processor
Datasheet
Product Features
Integrated Intel XScale
®
core
500, 667 and 800 MHz
ARM* V5TE Compliant
32 KByte, 32-way Set Associative
Instruction Cache with cache locking
32 KByte, 32-way Set Associative Dat a
Cache with cache locking. Supports
write through or write back
2 KByte, 2-way Set Associative Mini-
Data Cache
128-Entry Branch Target Buffer
8- Ent ry Write Bu ffer
4-Entry Fill and Pend Buffer
Performance Monitor Unit
Internal Bus 333 MHz/64-b it
PCI Expr ess*-to- PCI Bridges
x8 PCI Express* Upstream Link
PCI Express* Specification 1.0a
compliant
PCI-X Bus A (IOP bus - ATU interface)
PCI-X Bus B (Slot Expansion bus)
supports standard PCI Hot-Plug
Controller
Four output clocks per PCI-X bus
Address Translation Unit
2 KB or 4 KB Outbound Read Queue
4 KB Outbound Write Queue
4 KB Inbound Read and Write Queue
Connects Internal Bus to PCI/X Bus A
Messa ging Un i t and Expansion ROM
Two Progr ammable 32-b i t Timers and
Watchdog Timer
Eight General Purpos e I/O Pins
Two I
2
C Bus Interface Units
Dual-Ported Memory Controller
PC2700 Double Data Rate (DDR333)
SDRAM
DDRII 400 SDRAM
Up to 2 GB of 64- bit DDR333
Up to 1 GB of 64-bit DDRII400
Optional Single-bit Error Correction,
Multi-bit Detection Support (ECC)
Supports Unbuffered or Registered
DIMMs and Discrete SD RAM
32-bi t memor y support
DMA Controller
Two Independent Channels Connected
to Internal Bus
Two 1KB Queues in Ch0 and Ch1
CRC-32C Calculation
Application Accelerator Unit
RAID6 support
Performs optional XOR on Read Data
Compute Parity Across Local Memory
Blocks
1 KB /512 byte Sto re Que ue
Two UART (16550) Units
64-byte Receive and Transm it FIFOs
4-pin, Master/Slave Capable
Peripheral Bus Interface
8-/16-bit Data Bus with Two Chip Selects
Interrupt Controller Unit
Four Priority Levels
Vec tor Generation
Sixteen External Interrupt Pins with
High Priority Interrupt (HPI#)
829-Ball, Flip Chip Ball Grid Array (FCBGA)
—37.5mm
2
and 1.27 mm ball pitch
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价